

**ABSTRACT**

A method and a circuit for regenerating a clock signal based on a flip-flop and on two complementary signals at the clock rate, the flip-flop being assembled as a divider by two of a combination of shaping signals each translating a direction, respectively rising or 5 falling, of the edges of one of the complementary signals, and one of said shaping signals being used to reset the flip-flop.